Abstract-Emerging nanoscale applications in energy, electronics, and medicine require high throughput patterning with complex shape control at the nanoscale that is beyond the capabilities of optical lithography and block copolymer-based self-assembly. We introduce a technique for creating precise two-dimensional nanoshapes with sharp corners by imprint lithography, and apply it to enable shaped silicon nanowire capacitors that significantly exceed standard nanowire capacitor performance due to relative increase in surface area per unit projected area. The patterning technique employs atomic layer deposition to fabricate a template with diamond-like shapes consisting of corners with 2 nm radii of curvature. Template materials and chemical staining of the imprint polymer enable precise imaging of the template and replicated resist. Continuum mechanics appears no longer applicable at the length scale of ∼3 nm. A systematic increase in the radius of the imprinted corner is observed contrary to predictions by a linear elastic continuum model shedding new light on shape relaxation of polymers, and on the limits of nanoshape replicability by imprint lithography. Novel diamond-shaped silicon nanowires (100-nm half-pitch) have been fabricated using nanoshape imprint followed by metal-assisted chemical etching, and have been incorporated into shaped nanowire capacitors that exceed standard nanowire capacitors performance by ∼90%. The 3-nm resolution limit does not degrade the performance of the shaped capacitor. This increased capacitance validates the ability to preserve nanoshape cross section during patterning and deep etching over large areas. Lithographic scaling to 10-nm half-pitch has the potential to further increase capacitance by a factor of 10.
I. INTRODUCTION
N EW applications in nanoscale photonics [1] , plasmonic nanostructures [2] , multi-bit magnetic memory [3] , terabit per square inch magnetic recording [4] , and bio-nanoparticles [5] require high throughput patterning with complex shape control at the nanoscale [6] . The most advanced form of photolithography-193 nm immersion (193i) lithography-has plateaued at a resolution of approximately 40 nm half-pitch. Higher resolution large area patterns are currently manufactured by complementing photolithography with self-aligned double patterning (SADP). Directed self-assembly (DSA) is also being explored, however both SADP and DSA are primarily restricted to periodic features [6] - [8] . Other techniques such as extreme ultraviolet lithography, and multiple e-beam lithography, face fundamental challenges such as lack of light source, line edge roughness and low throughput [9] , [10] .
Imprint lithography has demonstrated large area patterning at sub-10 nm half-pitch [6] with the capability to pattern typical lithographic structures such as lines, gratings, dot arrays, etc. [11] - [14] . Due to its near molecular level of resolution over large areas and its progress in scalability, Jet and Flash Imprint Lithography (J-FIL) is a viable candidate for manufacturing sub-20 nm patterns in semiconductor devices and for sub-10 nm patterns in hard disks [15] . In J-FIL, a low viscosity resist is deposited onto the substrate using an inkjet dispenser. The patterned template is then lowered onto the substrate so that the relief patterns are filled by capillary action. The resist is then cross-linked under UV radiation. Finally, the template is removed leaving a patterned resist on the substrate (see Fig. 1 ). The use of inkjet based material dispense in J-FIL (as compared to spin coated films in other imprint processes) [15] leads to very low resist material wastage. This process, in combination with the wet etch techniques discussed in this paper, enables low cost nanofabrication of silicon nanowires.
This adaptive liquid material (acrylate based formulation) dispense allows deposition to match pattern density variations in the template that is to be replicated. The largest monomer molecule in the resist used here is estimated to be at most 1.6 nm assuming a linear backbone.
To determine the nanoshape resolution of J-FIL, a fundamental understanding of the capability of the resist monomer molecules to fill, polymerize, and hold sharp shapes is needed, along with a high resolution metrology scheme to qualify the fabricated templates and replicated resist nanoshapes. Both the fabrication and metrology issues are addressed in this paper.
Surround gate metal-oxide-semiconductor (MOS) capacitors on silicon were chosen as an exemplary application for nanoshape imprinting as they are easily integrated with existing CMOS architecture as compared to package-level electrolytic capacitors. The benefits of such on-chip capacitors include faster speeds and lower interconnect impedance. Although planar MOS capacitors can be implemented on-chip, a prohibitively large chip area is required. With our scalable, high aspect ratio nanoshape pillars, capacitors can be fabricated on-chip without requiring large areas.
II. NANOSHAPE TEMPLATE FABRICATION
Typically, nanolithography template fabrication is performed with electron beam lithography [16] . A new method to create large area nanoshapes with sub-3 nm sharp corners was adopted to fabricate a four-pointed diamond shape. The sharp pointed nanoshapes are fabricated as follows (see Fig. 2 ). A fused silica template containing 100 nm circular pillars of a 200 nm pitch on a square grid is created from a master template containing the opposite tone (circular holes) by a standard imprint replication. Atomic layer deposition (ALD), a conformal and self-limiting deposition technique, is used to increase the lateral dimensions of the pillars one atomic layer at a time [17] (see Section V). By gradually increasing the diameters of the pillars until two adjacent pillars touch, diamond shaped holes are formed at the interstitial region of a set of four pillars. This results in a template with features with atomically sharp tips for imprinting.
In order to directly image the template under a scanning electron microscope (SEM), ALD was performed using two different materials. A 20 nm thick layer of titanium nitride (TiN) was first deposited on the glass template because it is conductive and reasonably transparent to UV (a requirement for eventually imprinting with the template). A capping layer of silicon dioxide (glass) was then deposited on top of the TiN also using ALD. The deposition of the TiN is essential to dissipate charge for the high resolution imaging of the template (see Fig. 2 ). Without the conductive TiN film, imaging the fused silica template would have led to substrate charging during inspection by the SEM, significantly deteriorating image information and making shape measurements impossible. Accurate deposition of the ALD films to build the sharp corners is also enabled by high quality imaging of the template. In addition, results show that the template survives the standard template cleaning process that involves aggressive acid based cleaning required by the protective capping layer of glass. This is important for repeated use of this layered template for scalable fabrication.
The radii of the sharp corners formed are between 2.5-3.5 nm making them an ideal geometry for studying replication of nanoshapes. Also, in addition to the sharp corners, narrow gaps between the pillars are created from location errors and diameter variations of the pillars. These gaps, along with sloped sidewalls (typical of features created with reactive ion etching), create complex 3-D "nanoscapes" on the template that tests the limits of imprint replication.
Imprints were made on an Imprio 1 -1100 machine on 6-in silicon wafers coated with ValMat 2 coating as adhesion layer and Monomat NS-A-M 3 resist material. The resist is nonconductive, so it must be coated with a conductive material to image at high resolution. Typically, a thin film (a few nanometers) of gold or other conductive material is deposited on top of the resist to enable imaging under the SEM. However in this case, even a few nanometers of conductive film prevents the study of the critical corners which itself is below 3 nm. Further, the fabricated nanopatterns are too fragile to withstand the physical effects of sputtering. During imaging, prolonged exposure to the electron beam deforms the polymer making high magnification images extremely difficult to attain [18] . To overcome these challenges, a chemical staining with ruthenium tetroxide (see Section V) was used to enable high resolution imaging of the resist. Fig. 3 shows the large area shape retention at different scales enabled by high-resolution metrology based on novel coating and staining techniques.
III. CONTINUUM RESIST MODELING
The distortion of the imprinted shape from polymer shrinkage was analyzed using a linear elastic continuum model. Continuum models for two-dimensional (2-D) line space patterns have predicted the extent of polymer densification based on feature aspect ratios, but their applicability for nanoshapes and 3-D nanoscapes is unknown [19] - [21] .
Here the polymer densification of the resist was modeled for both nanoshapes and varying residual layer thicknesses. Densification of the resist is modeled using the law of superposition where deformation is a sum of elastic deformation from mechanical stresses and shrinkage. Shrinkage is modeled by thermal analogy. The material is assumed to be a linear elastic solid, temperature change is isotropic, and the shape changes are described using stress-strain relations for 3-D problem. The bulk modulus λ and the modulus of elasticity in shear G are given by λ = νE/((1+ν) (1-2ν) ) and G = E/(2(1+ν)) where E is Young's modulus and v is Poisson's ratio. The bottom of the resist is assumed to be fixed and densification is periodic so that u, v, w = 0 at bottom of structure and u, v = 0 at sides of structure. A no stress condition, σ·n = 0, is applied on all other faces. The shrinkage of the resist is enforced such that λe + 2Gε n = (3λ + 2G) αT on unpinned faces where α is the shrinkage coefficient. Three-dimensional displacement can therefore be described as
where e = ∂u/∂x + ∂v/∂y + ∂w/∂z. The model assumes that shape change due to polymer densification is governed by the average volumetric contraction of the resist material.
The final shape profile of the modeled features is determined only by the aspect ratio of the feature, the Poisson ratio, and shrinkage coefficient of the polymer material.
The deformation of the nanoshapes was simulated using the finite element software ABAQUS CAE. Using bulk PMMA properties for reference, a Poisson ratio of 0.4, an elastic modulus of 1.2 GPa, and a shrinkage coefficient of 10% was assigned to the material. It was assumed that the liquid monomer completely wets the template, the underlying substrate is fixed, the edges of the template are symmetric, and that shrinkage occurs elastically and isotropically. Meshes were biased towards feature characteristics prone to large stress and strain gradients such as sharp corners and the interface between the feature and the residual layer. The nodes of the mesh were then assigned the properties of the bulk resist material and placed under different loading conditions. All simulations were executed to within 2% convergence.
The FEM analysis shows that features with ultra-sharp corners never deform indicating that certain shapes are less susceptible to error induced by densification (see Fig. 4 ). For a diamond shape, the stress is highly concentrated at the feature edges and corners, both with and without a residual layer. In the presence of the residual layer, the stress is highly concentrated at the interface between the feature and the residual layer, and it is distributed and partially transmitted through the layer's surface. Additional studies assuming elastoplastic deformation show that these stresses do not significantly affect the predicted shape changes.
Several images of the imprinted resist were imaged with both SEM and AFM to compare to the model predictions. The finite element model accurately predicts the decrease in height and radius of curvature of the side of the diamond as well as the increase in sidewall angle. However, the model predicts a decrease in the corner curvature contrary to experimental results that show an increase in corner curvature as compared with the template shape. This sharp corner relaxation behavior of imprint resist is being reported here for the first time and determines the ultimate resolution limit of imprint lithography. We believe, Ref. [11] , which comes closest in terms of resolution to the results reported here had a significantly different geometry, namely sub 3 nm cylindrical lines (replicated from carbon nanotubes). This difference in geometry makes it difficult to compare with our results, especially the corner relaxation. These results suggest a limit for retaining nanoscale radii of curvature due to the polymer. This is consistent with similar work where it was demonstrated that elastic moduli become inhomogeneous at length scales comprising several tens of monomers [22] . Etched results show that the sharp corners on the template lose about 2.6 nm due to the etch process (see Section V) as seen going from the template to the imprint resist after residual layer etch as shown in Fig. 5 . Thus, the imprinting step with the polymeric resist sets the ultimate resolution of the patterning process. In addition, this work represents investigation of shape retention over large areas allowing exploration of practical devices such as ultra-capacitors.
IV. CAPACITOR FABRICATION AND RESULTS
Finally, the diamond template is used to form shaped nanowires with sharp corners to produce large arrays of diamond-shaped nanowires, which can be used as enhanced MOS capacitors. The ultra-capacitor is a parallel connection of many surround gate capacitors. Here the template in Fig. 2 is used to form a diamond pattern with gold followed by a metal assisted chemical etching (MACE) process (see Section V) to The model predicts that the sharp corner does not round while the radius of curvature of the rounded corner decreases. In the absence of the residual layer, stress is highly concentrated at feature edges and corners. In the presence of the residual layer, the corner at the interface experiences significant stress. This stress is distributed and partially transmitted through the layer's surface. The model's predictions of the decrease in the side radius of curvature and height and the increase in sidewall angle match experimental imprints. The model does not predict the increase in the radius of curvature of diamond corner.
create the shaped silicon nanowires [23] . Images of the diamond nanowires are shown in Fig. 5 . MOS capacitors were fabricated using these diamond-shaped nanowires (see Section V). The diamond-shaped nanowires have significantly improved specific capacitance compared to circular Si nanowire capacitors.
Equation (4) gives the capacitance of a cylindrical capacitor which is a function of its height h and the inner a and outer b radii of the dielectric ring as shown in Fig. 6 . The equation accounts for the difference in surface area due to the dielectric thickness
For the capacitors with circular cross section, a is 50 nm, and b is 61 nm. 4 In the case of the diamond cross section shown in Fig. 6(b) , the calculations were performed using the titanium 4 The dielectric constant used in the analytical calculations was back calculated using the parallel plate capacitor equation and data from a capacitor with known thicknesses. This was done because the method of deposition can influence the actual dielectric constant value compared to theoretical values. nitride electrodes which are assumed to be pillars with circular cross sections of 100 nm radius. The projected increase in capacitance for a diamond cross section compared to circular cross section for the same projected area and pillar height was calculated to be ∼76%. Forty devices were tested and compared on the basis of capacitance per unit area for a constant nanowire height. These devices were probed to measure C-V characteristics using Capacitance-Voltage (CV) method [24] at a frequency of 5 kHz using the Agilent B1500A semiconductor device parameter analyzer. A representative measurement is shown in Fig. 7 along with an SEM of the capacitor cross section. The measured capacitance has its maximum in the accumulation mode where Si is grounded and TiN is biased at −3V. The capacitance of the diamond nanowires is found to be 18.44 μF/cm 2 /μm compared to 9.67 μF/cm 2 /μm for circular nanowire capacitors which is 90.62% increase in capacitance per projected area per unit pillar height as shown in Table I. The dielectric leakage current of the fabricated diamond nanoshape capacitors was measured to be 10 −8 A/cm 2 at 3 V bias. The experimental capacitance values were slightly less than the expected analytic values which we believe is due to some critical dimension loss compared to the ideal geometries during pattern transfer. Here we have normalized the nanowire capacitor data not only for a unit square area but also for a unit height of the nanowires to allow effective comparison with other similar work reported in literature [25] , [26] . The resulting shaped nanowire capacitors not only exceeded the circular nanowire capacitor, but also porous nanocapacitors reported in Ref. [25] where they achieved ∼10 μF/cm 2 /μm. Further, our approach should be scalable to 10× smaller half-pitch nanowires since nanoimprint has demonstrated structures as small as 10 nm half-pitch over large areas; this would increase surface area and therefore potential capacitance by an addition ∼10×.
V. EXPERIMENTAL METHODS

A. Atomic Layer Deposition
The ALD work was done on a Cambridge Fiji deposition tool. The ALD process works as follows. The substrate, in this case a 6 in glass imprint template with etched patterns, is placed on a carrier plate and loaded into the reaction chamber. The carrier plate and surrounding chamber are kept at 110
• C. The chamber is maintained nominally at 200 mbar pressure. For SiO 2 deposition the precursor is TrisdimethylaminoSilane (TDMS). The reaction is completed by flowing oxygen plasma that displaces the methyl groups and leaves a new layer of silicon dioxide and hydroxyl group on the surface. The reaction is continued by repeating the cycle for the desired film thickness. The deposition rate was measured to be 0.75-0.8Å per cycle. A similar procedure is followed for Titanium Nitride deposition with a tetrakisdimethylamido-titanium precursor and an ammonia based plasma to provide the nitrogen species. Hafnium oxide deposition uses tetrakisdimethylamido-hafnium as a precursor and water as an oxidant for dielectric deposition.
B. Etching
To study the pattern transfer capability of the imprint resist for the diamond, imprints were made on a thermal oxide coated silicon wafer and etched with reactive ion etching to a depth of 30 nm. Imprint etching requires two etch steps. First, an argonoxygen etch is used to remove the residual layer of imprint resist to expose the underlying substrate. Second, using the imprint resist as a hard mask, the etch into the thermal oxide is done with CF 4 , Ar and CHF 3 .
C. MACE
MACE is a wet etch process where silicon is preferentially etched at the interface between a noble metal and the silicon surface in a solution of hydrofluoric acid (HF), DI water, and an oxidant (commonly H 2 O 2 ). This results in an anisotropic etch where the geometry of the features is determined by the shape of the patterned noble metal as well as the metal's mechanical stability during etch. The preferential etch mechanism is as follows: (i) the noble metal catalyzes the reduction of the oxidant creating holes, (ii) the holes are injected through the metal into the silicon where it contacts the metal, (iii) the silicon oxidizes, (iv) the HF dissolves the oxidized silicon, and (v) finally, the soluble products are removes and the metal moves into the space where the process repeats.
D. Si-NW Fabrication
A 4-in p-type 1 0 0 Silicon substrate (1 Ω-cm resistivity) is used for fabrication. Silicon nanowires are fabricated using the MACE process where the metal catalyst is a continuous thin film with an array of openings. Gold meshes with diamond holes and circular holes were fabricated using a bi-layer lift-off process. First, the diamond shaped or circular shaped pillars are imprinted on a 100 nm layer of polyvinyl alcohol. The circular pillars have a diameter of 100 nm and a pitch of 200 nm and the diamond pillars are imprinted using the template made by the ALD process. After the RLT is removed, a slightly isotropic dry etch is used to created overhangs to help with the lift-off. Gold is then deposited on the sample using an e-beam evaporator and finally, lift-off is performed in water with ultra-sonication.
E. Si-NW Capacitor Fabrication
After piranha clean of the nanowires, ALD was used to deposit 11 nm of hafnium oxide as the high-k gate dielectric and 50 nm of titanium nitride as the top gate metal. The resistivity of a 50 nm thin film of TiN was measured to be 2.67 Ω-cm using a four point probe setup. The thick layer of TiN completely fills the gaps in the nanowire array and serves as an electrode. Photolithography and wet etching were used to define the TiN contact pads. The contact to the silicon electrode is through the backside of the silicon wafer using a conductive wafer chuck for electrical measurements. Aluminum was sputtered on the back of the wafer, and the device was annealed to get an ohmic contact. The sample was divided into 300 μm × 300 μm devices for testing.
F. SEM Preparation and Imaging
Samples were coated with ruthenium tetroxide by chemical vapor deposition to artificially induce contrast. Ruthenium tetroxide selectively reacts with the polymer acrylate groups allowing for enhanced visualization of structural detail. 0.5% aqueous solution of ruthenium tetroxide was placed in a sealed container for 2 h with the SEM samples. All SEM images were taken below 2 kV with maximum working distance of 3 mm. The diamond template was made up of a set of nine diamond grids. A gridding system was used to track particular diamonds through each step of the fabrication process. ImageJ, an image processing analysis software was employed to analyze the resulting SEM images. The SEM images were converted into a binary format for analysis and ImageJ edge detection was used to define the contour lines.
VI. CONCLUSION
In summary, we have demonstrated a novel methodology for creating and imaging precise 2-D nanoshapes with sharp corners by imprint lithography. This includes control of the shapes with nanometer scale precision and the ability to inspect the template and the imprinted image to equal precision. Controlled fabrication of the template and inspection by SEM is made possible by incorporating a conductive and transparent layer of TiN. Staining the resist with ruthenium tetroxide enables its imaging with SEM without damaging the polymer. The shape of the template appears to be substantially retained in the polymer imprint with a small amount of relaxation at the very sharp corners. This relaxation behavior is found to be contrary to prediction of a linear elastic continuum model, which captured the other dimensional changes accurately. The ultimate resolution of the sharp corners is set by this non-continuum relaxation of the polymer at the corners. This resolution is ∼3 nm for the photocured polymer resist used here.
The diamond shaped silicon nanowires made using the template and a subsequent MACE etching process have been incorporated into shaped nanowire capacitors with ∼90% enhanced capacitances compared to circular wires due to relative increase in surface area per unit projected area; and an additional 10× increase can be potentially achieved with lithographic scaling to 10 nm half-pitch shaped nanowires. The aforementioned 3 nm resolution limit does not seem to affect the nanowire capacitor performance, but might be limiting in other applications. The 90% increase in specific capacitance of the MOS nanowire capacitor validates the ability to preserve nanoshapes crosssection during patterning and deep etching over large areas. The nanoshape imprinting presented here to replicate, hold and transfer non-standard extreme shapes makes it a potential vehicle for volume fabrication of novel devices enabled by precision shape control.
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